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Abstract
We accelerated an ab-initio molecular QMC calculation by using GPGPU. Only the bottle-neck
part of the calculation is replaced by CUDA subroutine and performed on GPU. The performance
on a (single core CPU + GPU) is compared with that on a (single core CPU with double precision),
getting 23.6 (11.0) times faster calculations in single (double) precision treatments on GPU. The
energy deviation caused by the single precision treatment was found to be within the accuracy
required in the calculation, ∼ 10−5 hartree. The accelerated computational nodes mounting GPU
are combined to form a hybrid MPI cluster on which we confirmed the performance linearly scales
to the number of nodes.
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I. INTRODUCTION
GPGPU (General Purpose computing on Graphical Processing Unit) [1, 2] has attracted
recent interests in HPC (High Performance Computing) to get accelerations in reasonable
prices. Such GPUs with the capability of double precision operations get to be available
now. Comfortable environments for developing GPGPU, such as CUDA (Compute Unified
Device Architecture)[3], also contribute recent intensive trend for applying it to scientific
applications with much increased portability. These include computational fluid dynamics,
random number generators, financial simulations, astrophysical simulations, signal process-
ings, molecular dynamics, electronic structure calculations, polymer physics etc. Numbers
of reports achieving the accerelations by factors of several tens to hundreds are found on
the web site[4]. There has been several attempts using GPGPU applied to ab-initio QMC
(Quantum Monte Carlo) electronic structure calculations [5, 6]. These preceding works
shows satisfactory efficiencies of acceleration achieved and the possibility of GPGPU chal-
lenge in this field. One of the left problem behind would be how to merge the GPGPU with
the conventional stream of the development and maintenance of large scale scientific codes
in general manner. In pioneering works, GPGPU is sometimes provided in the manner that
a typical algorithm is tested in a small scale bench mark code, or some independent ’GPU
version’ of the code is developed by re-writting most of the part of the code in CUDA. Our
next interest is, however, to apply it to materials simulation programs which are practically
used by wider range of users. Such programs has been developed for over tens of years by
many contributors working on a lot of branches of functionality of the code. The codes are
well designed to be universal to treat wider range of objects from molecules to solids as well
as modeled systems such as electron gas. Even for a developer, therefore, it has been not
possible to understand the whole part of the code. Developing ’Independent GPU versions’
seems not a practical way to keep harmony with maintenance and version administration of
conventional CPU version of the codes. In this paper we identified the bottle neck of original
CPU version firstly and then developed CUDA version only on the corresponding subroutine
being tiny part of the whole code. The main body of the code is written in Fortran90 (F90)
and we combined the CUDA subroutine at object code level. Users can switch back to the
original CPU version of the subroutine if GPU is not available.
Another different point from preceding studies are that GPGPU here is devoted to accel-
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erate single core performance, being possible to coexist with current MPI (Message Passing
Interface) implementation. In many QMC codes [7, 8], MPI parallelization is used to divide
up whole sampling tasks into processor cores. In preceding works GPU is used so that the
parallelized tasks are distributed into GPU cores instead of CPU cores. Improved perfor-
mance was obtained because the number of cores in GPU exceeds that in CPU. We didn’t
take this way because of the following reasons: Firstly, in practical codes, the parallelized
task contains much larger processes requiring larger memory capacities than in limited-
purposed benchmark codes. We don’t expect the task is possible to be put in threads
running on GPU. As another reason we point out the fact that the current CPU-MPI imple-
mentation is inherently successful for QMC because of less frequent communications between
processor nodes. When the number of cores gets massive it is, nevertheless, pointed out the
problems such as the load balancing or other bottle neck arising etc. These problems would
similarly occur even when the parallel cores are replaced by GPU. Larger number of dense
coupled processor cores in GPU compared with CPU does not so much matter in our QMC
case because inter-core communication is not the bottle neck. In this work we kept conven-
tional MPI parallelization over CPU cores. GPU many-core feature is exploited to speed
up each sampling task which is distributed on each CPU core by MPI, being similar to the
idea of hybrid parallelization such as Open-MP combined with MPI.
As a proper example we applied GPGPU to a QM/MM (Quantum Mechanics / Molecular
Mechanics) calculation called as ’FMO-QMC’ calculation[9]. In this case the bottle neck of
single core performance is identified to the part evaluating electrostatic fields due to given
charge densities. The field is constructed by large amount of summations in a loop being fit
to GPU acceleration by its many-core feature, finally getting 23.6 times faster performance
when we compare the performance on a (single core CPU double precision + GPU with
single precision) with that on a (single core CPU with double precision). We also confirmed
the acceleration can be in harmonic with that by conventional CPU-MPI parallelization.
As is given in the discussion section later, there would still be more space to improve the
acceleration by combining OpenMP with the present work, or by using a scheme where the
GPU is shared by the MPI processes running on the same node. Here we report a work as
a first step towards an efficient acceleration of the code by replacing only the ’hotspot’ with
CUDA-GPU.
The paper is organized as follows. In §II we briefly summarize the subjects required here,
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such as VMC (Variational Monte Carlo method), FMO (Fragment molecular method), and
GPGPU. In §III we describe details how to measure the performance, namely the system to
be evaluated and the coding structures. Results are shown in §IV and discussions are given
in §V.
II. METHODOLOGIES
A. VMC
In ab-initio calculations the system to be considered is specified by a given hermitian
operator Hˆ called as Hamiltonian[10]. The operator includes information about positions
and valence charge of ions, the number of electrons, and the form of the potential functions in
the system. The fundamental equation at electronic level, called as many-body Schro¨dinger
equation, takes the form of a partial differential equation with the operator Hˆ acting on a
multivariate function Ψ (~r1, · · · , ~rN), called as many-body wave function, where N denotes
the number of electrons in the system. The energy of the system, E, is obtained as the
eigenvalue of the partial differential equation. The equation has the variational functional
[11],
E =
∫
Ψ∗HˆΨ d~r1 · · · d~rN∫
Ψ∗Ψ d~r1 · · ·d~rN
=
∫
|Ψ|2 ·Ψ−1HˆΨ d~r1 · · · d~rN∫
|Ψ|2 d~r1 · · · d~rN
, (1)
which is minimized when the above integral is evaluated with Ψ being an exact solu-
tion of the eigen equation. For a trial Ψ the functional can be evaluated as an average
of the local energy, EL (~r1, · · · , ~rN) = Ψ
−1HˆΨ over the probability density distribution
p(~r1, · · · , ~rN) = |Ψ|
2/
∫
|Ψ|2 d~r1 · · · d~rN . In VMC the average is evaluated by Monte Carlo
integration technique using the Metropolis algorithm to generate sample configurations{
~Rj
}r
j=1
distributed by p(~r1, · · · , ~rN) = p(~R), where ~R denotes a configuration (~r1, · · · , ~rN)
as
E =
r∑
j=1
EL
(
~Rj
)
, (2)
with r being the order of millions typically. Trial function Ψ is improved so that the integral
is numerically minimized. Several functional forms for Ψ are possible, amongst which we took
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commonly used Slater-Jastrow type wave function [12]. Since each EL
(
~Rj
)
can be evaluated
independently the summation over j can be distributed over processors by MPI with enough
high efficiency[12]. In this work GPGPU is used to accelerate each EL
(
~Rj
)
evaluation, not
applied to this parallelization. For VMC we used ’CASINO’ program package[7] with the
extended functionality for FMO-QMC[9] as described in the next section.
B. FMO method
FMO (Fragment Molecular Orbital) method, [13, 14] as a sort of QM/MM method, is
devised to treat larger biomolecules in ab-initio electronic structure calculations. To ac-
commodate in available memory capacities with affordable computational cost, the whole
system is divided into several sub-systems called as fragments. Only within the fragments
the electrons are treated fully by quantum mechanics while the contributions from other
fragments are replaced into classical electrostatic fields formed by charge densities of elec-
trons and ions. While molecular orbital methods (MO) or Density Functional Theory (DFT)
calculations are commonly used to evaluate sub-systems, QMC, instead, is expected to be
powerful to get more reliable estimation of electronic correlations which is believed to play
important roles in biomolecules. In the framework, FMO-QMC[9], the additional task to
evaluate electrostatic fields at each Monte Carlo step causes considerable speed-down by
around 50 times longer CPU time than that of normal QMC with the same system size.
When we divide the system into L sub-systems, the energy of the whole system, EAll, is
approximately evaluated as,
EAll ≈
L−1∑
i=1
L∑
j=i+1
Eij + (L− 2)
L∑
i=1
Ei , (3)
from the energies calculated for each sub-system Ei, and those for pairs of sub-systems Eij.
These ’fragment energies’ are evaluated under the electrostatic fields, UES (~r), due to other
fragments. In FMO-QMC, UES (~r) should be constructed at every Monte Carlo step with
updated electronic positions, ~r = ~rnew. Charge densities to form the field are given as input
files as {Zβ} being valence of nuclei and {ρ (~rm)} being charge intensities of each spatially
discretized cell on the fragment (index β runs over K nuclei at ~Rβ , and m over M cells
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centered at ~rm in the fragment). The field is hence given as
UES (~rnew) =
M∑
m=1
ρ (~rm)
|~rnew − ~rm|
−
K∑
β=1
Zβ∣∣∣~rnew − ~Rβ
∣∣∣
= U ele.ES (~rnew)− U
nuc.
ES (~rnew) . (4)
While K amounts to dozens, M gets to around hundreds thousand, resulting the evaluation
of U ele.ES being quite heavy. Figure 1 visualizes an image of the evaluation. The evaluation is
!"#$%&'(!
!"#$%&'("
#
；Updated at every MC step
Fragment II to be calculated
M amounts to ~ 200,000
to be evaluated for every
External Info as fixed values
FIG. 1: Evaluation of electrostatic fields in FMO-QMC calculation.
the most time consuming part of FMO-QMC, for which we applied GPGPU acceleration.
C. GPGPU
GPGPU exploits hundreds of processing cores in GPU which are originally designed for
graphical data processing. Its performance on single precision operations gets to tens times
faster than that of commonly used CPU. Comfortable code-developing environments are
available recently, such as CUDA, by which we can develop GPU codes in more universal
manner written in language being similar to C language with some extended definitions of
variables and functions for GPU. In GPGPU a program consists of host codes and the kernel
codes, former of which run on CPU while the latter on GPU getting data sent by the host
code from CPU. Frequent data transfer between the host and the kernel should be avoided
because the transfer is made via bus with relatively low speed. Less transfers to and more
operations on GPU are preferable for getting better performance.
In GTX275[15], a GPU we used here, there are 30 Streaming Multiprocessors (SM). Each
SM includes eight Streaming Processors (SP) which are used as a smallest processor unit in
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GPGPU, as shown in Fig. 2. Single precision operations can be handled independently on
each SP while double precision requires to be processed on a DPU (Double Precision Unit)
located on each SM. This makes double precision operations slower by around a factor of
eight. Instructions are interpreted on a SM at every four clock cycles and then executed
on eight SPs within the SM. 32 threads (4 cycles × 8 SP), therefore, forms a unit of SIMD
(Single Instruction Multiple Data) operation, called as a warp.
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FIG. 2: Schematic picture of a Streaming Multiprocessor (SM).
In GPU, threads are administrated in a layered structure. Threads are labeled by three
dimensional indices within a block. Similarly, blocks are labeled by two dimensional indices
within a grid, though the grid is not used in the present study. Each block is processed by
a SM, not by several. If the number of blocks exceeds that of SM, the blocks are processed
by the SM in due order. It is therefore usual manner to select the total number of blocks to
be a multiple of the number of SM. Since a warp is formed by 32 threads, the total number
of threads would be chosen as a multiple of 32. From the view point of memory latency it is
said a multiple of 64 is preferred. Practically the total number of threads is chosen so that
the memory capacity required for each thread can be affordable within a SM, otherwise the
performance gets considerably worse.
Table I shows various kinds of memories available in GPU. The list contains only those
relevant to this study, excluding texture memory. Off-chip memories are located within
GPU board but not on the device chip. They have larger capacities and are accessible from
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hosts but lower speed in general. On-chip memories are complementary, namely with higher
speed and lower capacity. In GTX275 there are 16,384 registers available for each SM, and
Location Cache R/W Availability Data maintained
Register On-chip - R/W within a thread during a thread
Local memory Off-chip No R/W within a thread during a thread
Shared memory On-chip - R/W from all threads during a block
within a block
Global memory Off-chip No R/W from all hosts during host code
and threads maintains
Constant memory Off-chip Yes R from all hosts during host code
and threads maintains
TABLE I: Various kinds of memory in GPU relevant to this study. R and W stand for readable
and writable, respectively.
variables defined within kernel codes can be stored there. When registers are run out, data
are evacuated to off-chip local memories and newer data are stored into register. The local
memory is about 100 times slower than register and so it is important to save register for
better performance. Data to be sent to GPU is firstly stored on a off-chip global memory by
a host code and then loaded by a on-chip shared memory in usual manner. Larger capacity
is available in global memories ranging from 512MB to 1GB depending on the products.
Again the off-chip global memory is about 100 times slower. Though they are similarly
depicted in Fig. 2, the shared memory is on-chip while the constant memory is off-chip.
Each SM has a 16KB shard memory which is accessible from all threads within a block.
Though 64KB constant memory is off-chip, it can be accessed with higher speed from all
threads using cache on each SM (constant cache). This is read only so convenient to store
constants defined in kernel codes. A data load from global memories is executed in parallel
manner by 16 threads simultaneously in GTX275, corresponding to a half of a warp. When
the addresses accessed by parallel threads are sequential, the access speed is accelerated by
the order of the number of threads. This is called as ’coalescing’ and very important in the
performance achieved by the present study.
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III. EXPERIMENTAL SETUP
As a benchmark system for FMO-QMC, we took a glycine trimer to measure the per-
formance of GPGPU. The system is divided into three fragments in this case[9]. The com-
putational time required to evaluate the energy of the smallest fragment (’fr1’ in ref [9]),
corresponding to the term E1 included in the second summation in Eq.(3), is measured and
compared by CPU and GPU. Detailed setup of the trial wave function such as basis sets,
Jastrow functions, and variational optimizations etc. are the same as given in the ref.[9].
Computational cost for this fragment to achieve the statistical error required for meaningful
arguments in the context of quantum chemistry, as published in reference [9], is estimated
around 50 days with single core, 13,000 times more Monte Carlo steps than the present case.
In this work we took shorten run for benchmark, making it be finished within around 300
sec. by single core. Note that the ’accuracy’ argued in the present study is different from
the statistical error because we fixed the seed for the random number generator, namely we
took a deterministic system to be compared with each other in this work.
H 2 N C N 
H 
C 
H 
H 
C N 
H 
C 
H 
H 
COOH 
[QM] 
C 
H 
H O O
[MM] 
Fragment I Fragment II 
FIG. 3: Fragmentation of glycine trimer used here[9]. QM means the fragment treated by quan-
tum mechanical dynamics while MM the part handled as an environment for QM giving classical
electrostatic field.
The FMO-QMC code is an extension of ’CASINO’ QMC code [7] written in F90, while
CUDA itself provides only the C-language compiler. Though there appears commercial
fortran compilers for GPU such as PGI Accelerator Compilers[16] recently, we didn’t take
them. Instead we combined the F90 part and CUDA part at the object file level. The
structure of the codes we developed is shown in Fig. 4. We applied GPGPU only to the
most time consuming subroutine, namely that evaluating UES (~r). As shown in Fig. 4 we
developed a detour leading to GPU version of the subroutine written in CUDA, consisting
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FIG. 4: Structure of the code.
of the host and the kernel code. The host code is called from the main body written in F90,
getting the updated particle position, rnew, at each MC step. The host code then calls the
kernel code on which the electrostatic field, U ele.ES (~rnew), is calculated to be sent back to the
host code. For more efficiency, the host code calculates Unuc.ES independently on CPU, which
can be finished until it gets U ele.ES from GPU. These are summed to form UES, which is then
sent back to the main body in F90. For evaluating U ele.ES on GPU, cell positions and charge
densities, {ρ (~rj)}, should be stored on memories in GPU. The data is large but read-only,
so the data transfer to GPU is required only once at the beginning of a run, not consuming
computational cost relative to the whole CPU time. The data communication with GPU
at each MC step therefore deals only with ~rnew (input) and U
ele.
ES (output), getting cheaper
data-transfer cost.
The summation to form U ele.ES in Eq. (4) is divided into sub-summations as
U ele.ES =
M∑
j=1
uj = B [1] +B [2] + · · ·+B [NB] , (5)
and distributed to each block (total NB blocks) on GPU for acceleration. DenotingNth being
the number of threads within a block, and Nloop being the number of loops per thread,
B [m] =
Nth×Nloop∑
j=1
b
(m)
j , (6)
where
{
b
(m)
j
}
∈ {uj} are the elements of summation treated by the block m. Total number
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of terms, M = 268,782, is then distributed to (NB ×Nth) threads, within which Nloop loops
are performed so that M ≤ (NB ×Nth ×Nloop). In this work we choose NB=120 as a
multiple of the number of SM (= 30 for GTX275), Nth = 256 as a multiple of warp size, 32,
resulting in Nloop=9.
{ρ (~rj)} is initially stored in the global memory. Getting ~rnew from CPU, it is put in
the constant memory, and then evaluated to form |~rnew − ~rj|, stored on the register. Each
sub-summation B [m] is stored in the shared memories to contribute to the total summation
by reduction operation. Using the read-only constant memory with higher latency for ~rnew
is found to be essential tip for the present achievement, because ~rnew is the fixed quantity
during the construction of UES.
Table II summarizes the specification of a computational node we used for the experi-
ments. To measure parallel performance of GPU we used a cluster consisting of four nodes
connected by a 100 Mbps switching hub. On each node an Intel Core i7 920 processor[17]
and a GPU is mounted on a mother board. Hyper-Threading [18] in Core i7 processor is
turned off, using it as a four-core CPU. Specs of GeForce GTX 275[15] is summarized in
Table III. Compute Capability specifies the version of hardware level controlled by CUDA,
above ver.1.3 of which supports double precision operations. For Fortran/C codes we used
Intel compiler version 10.1.018 for both using options, ’-O3’ (optimizations including those
for loop structures and memory accesses), ’-no-prec-div’ and ’-no-prec-sqrt’ (acceleration of
division and square root operations with slightly less precision), ’-funroll-loops’ (unrolling of
loops), ’-no-fp-port’ (no rounding for float operations), ’-ip’ (interprocedural optimizations
across files), and ’-complex-limited-range’ (accerelation for complex variables). For CUDA
we used nvcc compiler with options ’-O3’ and ’-arch=sm 13’ (enabling double precision
operations).
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CPU Intel Core i7 920 2.66 GHz (Max 2.80 GHz)
GPU GeForce GTX 275 × 1
Motherboard ASUS RAMPAGE II GENE (Intel X58 chipset)
Memory DDR3-10600 2GB × 6
OS Linux Fedora 10
CUDA CUDA version 2.3
Fortran/C Compiler Intel Fortran/C Compiler 10.1.018
MPI mpich2-1.2.1
CUDA Compiler NVIDIA CUDA Compiler (nvcc)
TABLE II: Setup of a computational node.
Compute Capability 1.3
Global memory 895 MB
Number of SM 30
Number of SP 240
Clock of SP 1.404 GHz
Constant memory 64 KB
Shared memory 16 KB per block
Warp size 32
Max number of threads 512 per block
Memory band width 127 GB per sec.
TABLE III: Specs of GPU.
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IV. RESULTS
Single core performances we measured are tabulated in Table IV. The values shown
are the CPU time for whole calculation including initial data loads onto GPU, evaluated by
averaging over 100 individual runs. Compared with the normal CPU calculation with double
precision (341.14 sec.), we finally achieved 23.6 (11.0) times faster calculations with single
(double) precision by GPU with coalescing. For more acceleration of the double precision
calculation we also tried replacing our division operation into that provided as a CUDA
function (SFU : Super Function Unit) but no remarkable speed up observed. In single
(double) precision results the observed deviation in the final ground state energy from that
by the original CPU/double precision calculation was within 10−5 (10−12) a.u. This assures
the capability of single precision calculations by GPGPU to provide the results within the
chemical accuracy ∆E ∼ 10−3 a.u. with substantially speeding up, as a particular interest.
TABLE IV: Comparison of CPU time between single core CPU and GPU. All values are given in
sec.
Single Precision Double Precision
CPU(single core) - 341.14
GPU/Coalescing 14.44 30.89
GPU/Incoalescing 44.37 48.75
As shown in Table IV, the best performance is achieved by the code properly written
to get coalescing. The results shown in the row of ’Incoalesing’ are obtained by a naive
construction of the summation in Eq. (6),
B [m] =
[
b
(m)
1 + b
(m)
2 + · · ·+ b
(m)
Nloop
]
+
[
b
(m)
Nloop+1
+ · · ·+ b
(m)
2Nloop
]
+ · · · , (7)
where [· · · ] corresponds to each sub-summation evaluated within each thread. In this con-
struction the threads access to a global memory to retrieve
(
b
(m)
1 , b
(m)
Nloop+1
, b
(m)
2Nloop+1
, · · ·
)
, for
example at the first step of the loop, lacking the sequence in addresses to be referred. By
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improving the construction as,
B [m] =
[
b
(m)
1 + b
(m)
1+Nth
+ · · ·+ b
(m)
1+(Nloop−1)Nth
]
+
[
b
(m)
2 + b
(m)
2+Nth
+ · · ·+ b
(m)
2+(Nloop−1)Nth
]
+ · · ·
+
[
b
(m)
Nth
+ · · ·+ b
(m)
Nth+(Nloop−1)Nth
]
, (8)
we can make it to be sequential memory access, getting coalescing efficiency. This brought
about three times faster evaluation in single precision calculation. Without coalescing we
could get little acceleration (less than 10%) in single precision calculation compared with
double precision, as seen in Table IV.
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FIG. 5: Comparison of CPU time between multi-core CPU and single precision MPI-GPU.
TABLE V: MPI performances with Double precision. All values are given in sec.
CPU only CPU with GPU
Double prec(Coalesing). Single prec.
1 MPI process 341.14 (1CPU/1core) 30.89 14.44 (1CPU & 1GPU, 1core/CPU)
2 MPI processes 171.28 (1CPU/2cores) 15.70 7.68 (2CPU & 2GPU, 1core/CPU)
4 MPI processes 87.01 (1CPU/4cores) 8.20 4.26 (4CPU & 4GPU, 1core/CPU)
Parallel performances are evaluated and compared with multi-core CPU, as summarized
in Table V and Fig. 5. Even the worst case of GPU (double precision/single core/incoalesing)
(48.75 sec.) is still faster than four-core CPU calculation (87.01 sec.). For ’CPU only’
calculations we measured the performance within a node (and hence the MPI runs within a
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CPU), while for GPU parallel (’CPU with GPU’), N -MPI runs on N nodes and then only
a processor core is used in a CPU on a node. Both in ’CPU only’ and ’CPU with GPU’,
measured performances roughly scale to the number of processor cores, showing high parallel
efficiency of the Monte Carlo simulation even with cheaper 100 Mbps switching hub. The
results support that the acceleration of single core performance by GPU can be in harmony
with the MPI parallel acceleration.
V. DISCUSSIONS
Table VI shows a rough estimation of performances expected in devices used here, just
by their numbers of cores and clock frequencies. Values to be compared with our achieved
TABLE VI: Estimation of Performances of devises used here.
Clock Freq. # of Cores Performance
CPU 2.66 GHz 4 cores 42.56 GFLOPS
GPU (Double Prec.) 1.404 GHz 30 cores 84.24 GFLOPS
GPU (Single Prec.) 1.404 GHz 240 cores 1010.88 GFLOPS
factor 23.6 (11.0) for single (double) precision would be evaluated as follows: Since we got the
factors based on CPU single core performance, 42.56/4=10.64 GFLOPS, we hence expect
the upper limit of the acceleration factor being around 94.9 ( = 1010.88/10.64) [7.9 ( =
84.24/10.64)] for single [double] precision operation.
The peak GPU performance for single precision, 1010.88 GFLOPS, is simply estimated
as 1.404 GHz × 240 cores× 3, where the last factor, three, is the maximum possible number
of operations at one clock cycle. Such a peak case occurs only when all the operations
consist of fused multiply-add and a multiply operation, which fit to the execution by SFU
pipeline. One cannot expect such an extreme case generally and then it is more likely being
around 337 GFLOPS in practical cases by dropping the last factor, three. Correspondingly
the ideal limit of acceleration factor in the practical situation for single precision would be
evaluated as 31.7 to be compared with our 23.6. The ideal limits would be achieved when
a code all consists of operations. Memory accesses contained frequently in the actual codes
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would lower the performance, accounting for the discrepancy. This would also be supported
by the fact that the single precision performance strongly depends on the coalescing.
The reduced performance in the double precision compared with the single precision
mainly comes from the fact that a DPU is available only on each SM, not on SP. Again,
only if the code all consists of double precision operations, the reduction would occur but
in the actual code it wouldn’t, giving the possibility for acceleration factor being beyond
7.9. This would account for our achievement with coalescing being the factor of 11.0. The
excess factor 7.9/11.0 = 0.72 might be attributed to insufficient tuning on the original CPU
code. If so our achievement in single precision calculation would be reduced as 23.6 ×
0.72 = 17.0, being still a satisfactory efficiency. For more reliable/fair estimation of the
acceleration factor, the original CPU version should be optimized enough, though it is
generally difficult to say how much one’s code is optimized. For reference we took a profiling
of the code using ’OProfile’ profiler [19]. Measured on Intel Core2Quad/9550, the bottle-
neck subroutine of CPU version (that shown in Fig. 4) achieved 0.77 GFlops with 97.35%
of the whole CPU time. The value is obtained from the count of operations divided by the
execution time consumed by the subroutine, corresponding only to less than 2% of the peak
performance of the processor, 45.28 GFlops[20]. It is, however, known that OProfile tends
to underestimate the performance because it cannot correctly take into account SSE. For
calibration we measure the performance of LINPACK in the same way, giving 9.4 GFlops
by OProfile, while LINPACK itself reports 21.41 GFlops in its output, supporting our ’less
than 2%’ might be underestimated. Another possible reason for such low performance would
be because of the dividing operation to get 1/r potential. The peak performance based on
multiple/add operation would be reduced for the dividing operation, and hence corrects the
measured performance upward.
For more information about how much the original CPU code optimized, we examined
the dependence on compilers. Using PGI fortran compiler (ver. 11.1), our best performance
is obtained with options, ’-03’, ’-fastsse’ (optimization for SSE/SSE2), ’-tp nehalem-64’
(for Intel Core i7(nehalem)), and ’-Mfprelaxed’ (accelerating of dividing and squared root
operations with reduced accuracies), getting 343.51 sec. for 1CPU/1core compared with
341.14 sec. by Intel compiler. This insensitive result is in contrast to the case when we
compared them for a typical example run of CASINO without FMO, namely without running
through the bottle-neck subroutine considered here, showing 1.62 times faster optimization
16
by intel than that by PGI. This would also imply that the bottle-neck has enough simple
structure with little possibility to be optimized further at compiler level.
The acceleration factor by the coalescing is said to be around 10.0 at most. Though our
achievement in total CPU time was only 3.07 as shown in Table IV, our profiler analysis
indicates that the execution time consumed only by the kernel code is accelerated around
the factor of 6.0 by the coalescing with glb 64b and glb 128b being increased from zero,
being a satisfactory efficiency.
Reduced/limited performance in double precision calculations is expected to be improved
in next generation GPUs[21]. We did a brief check on the dependence of performance on
TABLE VII: Comparison of performances by GTX480 and GTX275
GTX480 GTX275
Double prec. Single prec. Double prec. Single prec.
1 MPI process 18.28 12.58 30.89 14.44
the generation of architecture using GeForce GTX480 as shown in Table VII. GTX480 is
a product employing the latest Fermi architecture[21] on which the double precision perfor-
mance is much improved. In this quick check we used the same kernel code, not optimized
specific for GTX480. Because of the available matching to drivers and OS, the test condition
is not the same, using CUDA version 3.1 and Linux Fedora 12. Even without further tuning
for GTX480 the performance is considerably improved, especially for double precision being
1.69 times faster. This comes from the increased number of double precision operation unit
in Fermi. The number is 16 per SM in GTX480 while one for GTX275. Having 15 SMs
in total, the new architecture has 240 double precision operation units, compared to 30 for
GTX275. It is then expected eight times faster performance though, NVIDIA limits it to be
1/4 of that for this product. It leads to twice faster performance as expected, well compared
to our achievement, 1.69. The limitation is removed only for the product line, Tesla C2000
series, on which more performance is expected. Another possibility for further improvement
would be to use hybrid parallelization. During the CPU-GPU operation in the present im-
plementation only a processor core in CPU is used leaving other three cores unused. There
are still more spaces to increase our efficiency by applying OpenMP, for example, to the
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host code shown in Fig. 4 to be exploited unused cores.
Though for practical usage of the application the code is indeed accelerated by the factor
of 23.6, we point out the statement ’how much the GPU accelerates the calculation’ includes
the ambiguity which easily leads to misunderstandings especially when it is argued in the
context of architecture performance. Our achieved factor, 23.6, would be reduced to be
around 2.0 depending on the context, as tabulated in Table VIII: We first note that our
measurement for single precision is not a ’clearcut’ comparison because we compared [CPU
main body (double prec.) + GPU subroutine (single prec.)] to [CPU main body (double
prec.) + CPU subroutine (double prec.)]. More ’natural’ choice for the comparison would be
to use original CPU version with single precision. As excused in §I, however, it is practically
impossible to get such a whole single precision version of the original code which is widely
used and developed/maintained in double precision, being the reason why we took such a
setting for the comparison. Nevertheless, it is worth pointing out that the single precision
performance of original CPU code, if it were available, would give more information about
how much the original code is optimized as the following reason: If the original code is well
optimized to fit to SIMD enough, the single precision version can give twice faster CPU
time at most because SIMD can accommodate twice operations for single precision than
for double precision. In such ideal limit we could measure how much the original code has
been optimized by observing how close the CPU time to the halved value of that by double
precision. If it is not closer it would imply that not all the operations are fit to SIMD and
hence the original would have more spaces to be optimized. If the code is well optimized
it might be possible to get less than the halved because for single precision the cache is
more effectively working with less cache miss. That for CPU+GPU version would also be
reduced a bit by replacing the CPU part by single prec. version, but from the fact that
the bottle neck is the GPU part, we expect its CPU time is not so changed. Then we
estimate a halved value of 23.6, 11.8 as such an extreme limit estimation of the acceleration
factor on the ’natural’ definition, as shown in the third raw of Table VIII as the lowest
estimate. However, based on practical experiences, it is quite unlikely to get such an ideal
situation having halved CPU time of double precision by replacing it to single[22]. For
reference, LINPACK performance measured on Core i7-860 with Intel C Compiler 11.073
showed only 3-4% increase in FLOPS[22] by replacing double precision to single. Taking 4%
as an estimate we also put 22.70 in the third raw of Table VIII as the highest estimate.
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If we further includes the possibility of CPU to be accelerated by its multicore into the
definition of ’the comparison between a GPU and a CPU’, the factor should be divided by
four, the number of cores in our case, getting 11.8/4 = 2.95 for single precision and 11.0/4 =
2.75 for double precision. If we argue the ’merit factor’, namely how much the acceleration
obtained by adding a GPU on a motherboard instead of an extra CPU (dual CPU setup),
the factor is further divided by two. In this measure we get 1.38 for double prec. and 1.48
for single prec. This merit factor would be accompanied by the further note that adding
an extra CPU can achieve the acceleration without the human effort of writing the ’Nvidia-
specific’ version of the subroutine. In the above context, the ideal limit (1010.88 GFLOPS)
and practical limit (337 GFLOPS) of the GPU performance are translated into the merit
factors of 5.93 - 11.4 and 1.98 - 3.81, respectively.
TABLE VIII: Several possible ways to represent acceleration factor. SP (DP) stands for single
(double) precision, respectively.
Reference to estimate SP on GPU DP on GPU Remarks
accerelation factor
CPU/SingleCore/DP 23.6 11.0 Practically observed here
CPU/SingleCore/SP 11.8 - 22.70 N/A True comparison for SP
(ideally estimated)
CPU/MultiCore/SP 2.95 - 5.68 2.75 Comparison between
multicore CPU and GPU
CPU plus added 1.48 - 2.34 1.38 ”Merit factor”
CPU/MultiCore/SP 5.93 - 11.4 (ideal limit)
instead of GPU 1.98 - 3.81 (practical limit)
System size dependence of the present acceleration should be mentioned. For the present
QM/MM methods (FMO-QMC[9]), the size of MM part matters for the total CPU cost via
the construction of UES. This is in contrast to SCF (self-consistent field[23]) based methods
such as FMO-SCF[9], for which QM size usually matters. The present system shown in
Fig. 3 provides the largest MM size among the fragmentations of the system, and hence
the most expensive CPU time. The CPU cost scales to the total loop size M which is
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roughly proportional to the cube of the MM system size. QMC calculation itself is known
to have such scaling that the CPU time proportional to N2QM - N
3
QM, where NQM stands
for QM system size [7]. In FMO-QMC more than 90% of the CPU time is spent for the
evaluation of MM part, namely the construction of UES. Then we expect the total CPU
time is almost dominated by MM size. The present MM size, 19 atoms with 84 electrons,
is within the range of usual choice commonly used for FMO applied to amino acids, so the
results estimated here give universal trend for other FMO-QMC systems to some extent.
The factor of the acceleration is expected to be unchanged or a bit improved when the MM
size gets larger for the following reasons: The acceleration is achieved by dividing the total
loop size into smaller ones each of which processed on parallel threads on GPU. Such ’barrel
processing’ gets more advantage as the number of threads increased with more efficiency
to hide the latency. The number of variables transferred between CPU and GPU during
main calculation, ~rnew and UES, does not depend on the MM size, and hence no increase in
communication cost. The capacity to accomodate {ρ (~rj)} increases but is kept within the
range of the global memory which has enough space. Registers and shared memories are
used to accommodate each sub-summation, so their capacity limitation does not matter for
the choice of MM size.
VI. CONCLUDING REMARKS
We applied GPGPU to accelerate the single core performance on a QMC code combined
with a QM/MM treatment in FMO method. Only the bottle-neck subroutine of the code is
translated to be written in CUDA and performed on GPU. A large scale summation in the
part is divided into sub summations distributed to threads running on many cores in GPU,
getting 23.6 (11.0) times faster performance in single (double) precision when we compare
the performance on a (single core CPU double precision + GPU with single precision)
with that on a (single core CPU with double precision). The accuracy in single precision
calculation was confirmed to be kept within the required extent (chemical accuracy, ∼0.001
hartree in energy). Such accelerated nodes are combined to build a MPI cluster, on which
we confirmed the MPI performance scaling linearly with the number of nodes upto four.
Achieve factors of the acceleration are compared with ideal limits, and possible accounts for
the discrepancy are investigated, putting the present work as a first step towards further
20
efficient acceleration of such strategy replacing only the most time consuming subroutine
with CUDA-GPU one.
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